

1

2

3

4

5

6

A

B

C

D

Revision History

Rev	ECN #	Approved Date	Approved by	Notes
N/A	N/A	N/A	N/A	N/A


Place Block Diagram here (if appropriate) or delete this text box.
If using a block diagram from another tool, save the picture as a .bmp file.
Then, use menu Place|Drawing Tools|Graphic to insert the .png/.svg/.bmp file on the schematic.

Orderable:		Designed for: Public Release		Mod. Date: 5/6/2021	
TID #: N/A		Project Title: DRV8328AEVM			
Number: MD053		Rev: A		Sheet Title:	
SVN Rev: Not in version control		Assembly Variant: 004		Sheet: 1 of 5	
Drawn By:		File: MD053A_BlockDiagram.SchDoc		Size: B	
Engineer: Aaron Barrera		Contact: http://www.ti.com/support		http://www.ti.com	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

© Texas Instruments

2021



DRV8328A/B/C/D

The schematic diagram illustrates the power and signal connections for the DRV8328A/B/C/D motor driver IC. The IC is shown in a yellow box with pins 1 through 29. The connections are as follows:

- Power Connections:**
 - PVDD:** Pin 1, connected to a 10uF capacitor (C4) and a 100V capacitor (C5) to GND.
 - GVDD:** Pin 4, connected to a 50V capacitor (C7) and a 10uF capacitor (C6) to GND.
 - AVDD:** Pin 21, connected to a 1k resistor (R16) to GND.
 - DRVOFF:** Pin 18, connected to GND.
 - LSS:** Pin 17, connected to GND.
- Signal Connections:**
 - INHA, INLA, INHB, INLB, INHC, INLC:** Pins 22, 23, 24, 25, 26, 27, connected to GND.
 - INHA, INLA, INHB, INLB, INHC, INLC:** Pins 22, 23, 24, 25, 26, 27, connected to GND.
 - DT:** Pin 27, connected to GND.
 - VDSLVL:** Pin 26, connected to GND.
 - FAULT:** Pin 29, connected to GND.
 - DRVOFF:** Pin 18, connected to GND.
 - LSS:** Pin 17, connected to GND.
- Motor Connections:**
 - SHA, SHB, SHC:** Pins 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, connected to GND.
 - GLA, GLB, GLC:** Pins 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, connected to GND.
 - GLA, GLB, GLC:** Pins 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, connected to GND.

Additional components and notes:

- Capacitors:** C3 (50V 1uF), C8 (50V 1uF), C9 (50V 1uF).
- Resistors:** R11, R12, R13, R14, R15, R16, R17, R18, R19, R20, R21, R22, R23, R24, R25, R26, R27, R28, R29, R30, R31, R32, R33, R34, R35, R36, R37, R38, R39, R40, R41, R42, R43, R44, R45, R46, R47, R48, R49, R50, R51, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100.
- Notes:** Place PVDD bypass caps, GVDD bypass cap, and charge pump cap as close as possible to the DRV8328 to minimize loop inductance. Place BST caps close to device.

DRV8328C/D VARIANT PIN SELECT

Populate R1-R10 for C/D variants

AVDD

INLA R1 0 P25

INHC R2 0 P20

INLC R3 0 P23

INHA R4 0 P19

DRVOFF R5 0 P22

INHB R6 0 P18

INLB R7 0 P21

nFAULT R8 0 P24

nSLEEP R9 0 P27

R10 0 P26

C1 1µF 6.3V

GND

Spare C1 cap for DRV8328C/D

STATUS LEDS

3.3V LED

AVDD

J1

D1 Green

R22 820

GND

nFAULT LED

AVDD

J2

D2 Red

R23 820

nFAULT

PVDD LED

PVDD

J3

D3 Green

R24 2.00k

GND

Launchpad LED

AVDD

J4

D4 Orange

R25 820

MCU_LED


[illegible]

POWER STAGE AND FETS

PHASE A

PHASE B

PHASE C




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 10/24/2021
TID #: N/A	Project Title: DRV8328AEVM	
Number: MD053	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 004	Sheet: 3 of 5
Drawn By:	File: MD053A_FETS_AND_POWER_STAGE.SchDoc	Size: B
Engineer: Aaron Barrera	Contact: http://www.ti.com/support	

© Texas Instruments 2021




MAIN SUPPLY INPUT




4.5-V to 60-V Operation
65V ABS MAX
35A Rated connector

HALL SENSOR INPUT AND POWER




Hall Sensor Power Select
+5V only allowed when launchpad generates voltage


VOLTAGE SENSE & PROTECTION






Phase Voltage Sense



Virtual Center Tap Voltage Sense



CONNECTORS, SELECTORS, & ANALOG CONTROL INTERFACE



DT = GND: t_{Dead} = 55 ns
DT = Floating: t_{Dead} = 160 ns (DRV8328B) or 55 ns (DRV8328A)
DT = 10 k < R88 < 390 k: t_{Dead} = linear between 100 ns - 2000 ns
R88 [ohms] = (t_{Dead} [ns])*200 - 10000
All values typical

Valid VDSLVL range: 0.1V - 2.5V
POT Voltage range: 0V - 2.538V

General purpose pot for MCU

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 10/28/2021
TID #: N/A	Project Title: DRV8328AEVM	
Number: MD053	Rev: A	Sheet Title:
SVN Rev: Not in version control	Assembly Variant: 004	Sheet: 4 of 5
Drawn By:	File: MD053A_POWER_AND_CONNECTORS.SchDoc	Size: B
Engineer: Aaron Barrera	Contact: http://www.ti.com/support	© Texas Instruments 2021

